UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37213

Virtex-6 FPGA Design Assistant - Troubleshoot common fabric problems

Description

This Answer Record helps guide you to solutions to common problems with the fabric resources in Virtex-6 FPGA designs.

Note: This Answer Record is part of the Xilinx Virtex-6 FPGA Solution Center (Xilinx Answer 34963).

The Xilinx Virtex-6 FPGA Solution Center is available to address all questions related to Virtex-6 devices. 

Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the Virtex-6 FPGA Solution Center to guide you to the right information.

Solution

Select from the following list of common fabric related problems.

Each Answer Record helps guide you to a solution.


(Xilinx Answer 34120)Inversion not pushed into Output FF input
(Xilinx Answer 32987)What options are available that allow two SRL16s to be combined into one LUT Complex?
(Xilinx Answer 34164)Virtex-6 FPGA designs must be re-run through implementation in ISE 11.5 or later software

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34963 Xilinx Virtex-6 FPGA Solution Center N/A N/A

Associated Answer Records

AR# 37213
Date 10/08/2019
Status Active
Type General Article
Devices More Less
Page Bookmarked