We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37218

Virtex-6 FPGA Design Assistant - Issues related to the block RAM and FIFO Core generator available in the CORE Generator software


This Answer Record helps guide you to solutions to common problems with the block RAM and FIFOCore generatorsin Virtex-6 FPGA designs.
NOTE: This Answer Record is part of the Xilinx Virtex-6 FPGA Solution Center (Xilinx Answer 34963). The Xilinx Virtex-6 FPGA Solution Center is available to address all questions related to Virtex-6 devices. Whether you are starting a new design with Virtex-6 FPGA or troubleshooting a problem, use the Virtex-6 FPGA Solution Center to guide you to the right information.


(Xilinx Answer 36456) - Block Memory Generator v4.2 - Release Notes and Known Issues for ISE 12.2
(Xilinx Answer 36246) - FIFO Generator v6.2 - Release Notes and Known Issues for ISE 12.2

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
37214 Virtex-6 FPGA Design Assistant - Troubleshoot common block RAM/FIFO problems N/A N/A
34963 Xilinx Virtex-6 FPGA Solution Center N/A N/A
AR# 37218
Date 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Page Bookmarked