UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37280

Logicore Peak Cancellation CFR (PC-CFR) v2.0 - Is the reconfigurable coefficients variant of the PC-CFR is affected by the s6 bram issue?

Description

Is the reconfigurable coefficients variant of the PC-CFR affected by the Spartan-6 FPGA BRAM issue (Xilinx Answer 34533)?

Solution

The PC-CFR is affected by by the S6 BRAM issue (Xilinx Answer 34533) In order to work round any BRAM issues the advice is that the cpulse coefficients are padded with a zero at each end, and that address zero is not written to. This does reduces the effective number of coeffs supported by 2 but this will not affect the cores ability to perform its task. The number of taps will need to be set the the full width of the zero-padded cpulse.

Please see (Xilinx Answer 33760) for a detailed list of LogiCORE IP Peak Cancelation Crest Factor Reduction - Release Notes and Known issues

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33760 LogiCORE IP Peak Cancellation CFR(PC-CFR) - Release Notes and Known Issues N/A N/A
AR# 37280
Date Created 09/29/2010
Last Updated 05/20/2012
Status Active
Type Known Issues