We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37293

Spartan-6, IODELAY2 - Do all interfaces need to be constantly calibrated? If so, how often?


Does calibration need to be run after the initial IODELAY2 calibration?

Ifso, how often should that occur?


The delay taps in the Spartan-6 IODELAY2 can vary over PVT, so many designs need to run calibration after the initial setup is done to ensure that the best possible alignment is maintained.

During the time a calibration is being run, the output of the IODELAY2 is invalid data. If it is required that your interface cannot lose any data, then the Phase Detector setup should be used (as described in the Spartan-6 Select IO User Guide (UG381)):

The Phase Detector allows the interface to be calibrated and adjustments made without losing any data.

There is no required or recommended time for which calibrations should be done; it is design dependent.For a reference, some of the Spartan-6 FPGA Application Notes that use the IODELAY2 are calibrated every 2^10 GCLK cycles (or 1024 GCLK cycles).

If your applicationhas steady temperature and voltage, then the calibration times can be extended further to minutes. Even in the most controlled temperature and voltage applications it is recommended that calibration be done at minimum once per hour.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
46791 Spartan-6 FPGA Design Assistant - Troubleshoot Common Fabric Problems N/A N/A
AR# 37293
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked