UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3730

M1.4 CPLD Fitter: Combinatorial logic duplicated with multilevel logic optimization

Description

Keywords: multi, level, logic, optimization, hitop, cominatorial. duplication

Urgency: Standard

General Description:

The CPLD Fitter may duplicate combinatorial logic (2 inpus OR gates) feeding control
signals (CLK, SR, OE, CE) during multi-level optimization increasing
the macrocell count.

Solution

1

IF you run into this situation, you can resolve the issue in
either of two ways.

1. Turn off multi-level logic optimization from the Advanced
optimization tab in the Design Manager, XC9500 template. This
may cause other optimization/fitting problems.

2. Use the KEEP attribute on the 2 inpit OR gates feeding the
control logic. This is a better solution.


2

A fix is available for this problem in the latest CPLD Tools
update available on the Xilinx Download Area:

http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/cpld_sol10_m14.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/cpld_sun10_m14.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/cpld_hp10_m14.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance/cpld_nt10_m14.zip

These update files also include the changes from previous cpld updates.

All zip files are created using WinZip. To obtain this utility,
access WinZip's web site at http://www.winzip.com

AR# 3730
Date Created 04/02/1998
Last Updated 03/08/2000
Status Archive
Type General Article