We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37358

iMPACT - Spartan-3AN XC3S50AN FPGA delays for Erase in SVF file generation mode are typical wait time as opposed to max time required


The iMPACT tools will create SVF files to operate on a device. The SVF files are JTAG operations recorded into a file. These files can be used to Erase, Program, and Verify the SPI flash in the Spartan-3AN FPGA.


In 14.5 and earlier versions of the tools the RUNTEST used for the Erase function on the Spartan-3AN XC3S50AN FPGA used the typical value as opposed to the maximum value required.

If running an Erase on an SPI device, the SVF files will need to wait for the maximum required time to erase a sector of the flash. This is because the SVF algorithm does not implement any looping function.

To work around this issue, increase all of the Erase RUNTEST statements from 12000 to 35000. This ONLY applies to the Spartan-3AN XC3S50AN device. All other Spartan-3AN devices appear to have the correct wait time associated with the Erase function.

This issue is scheduled to be resolved in ISE Design Suite 14.6.

AR# 37358
Date 05/21/2013
Status Active
Type General Article
  • Spartan-3AN
Page Bookmarked