We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37462

NCSim - ncelab: *E, CUVHNF: Hierarchical name component lookup failed at 'glbl.PLL_LOCKG'


I have a design that includes cores that were generated using pre-12.1 software. 

When I simulate the design using 12.x simulation libraries, I encounter the following error:

ncelab: *E,CUVHNF (.../unisims/PLL_ADV.v,1102|40): Hierarchical name component lookup failed at 'glbl.PLL_LOCKG'.

I can see that the glbl.v global file in the $XILINX/verilog/src location is being properly compiled.   

How can I resolve this issue?


In order to resolve this issue, cores generated in previous versions need to be regenerated using the same software release as the simulation models used for simulation. 

For example, if your design makes use of the FIFO Generator v.6.1 core, you must use Core Generator in 12.x to regenerate the core and generate a new behavioral/structural model for the core.

See (Xilinx Answer 22124) for tips on how to regenerate cores using the current ISE release

AR# 37462
Date 11/21/2014
Status Active
Type General Article
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
Page Bookmarked