UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37764

System Generator - Defining ports as interrupts in SysGen for use in EDK pcores

Description

When I generate a pcore from System Generator, there is no way to declare whether a signal is an interrupt, or to declare the interrupt sensitivity.

I can do this by manually modifying the .mpd after pcore generation, but it would be better if there were a way to do this in System Generator.

Is this possible?

Solution

Currently there is no way to define ports as interrupts or to set interrupt parameters using the System Generator GUI

Use the .mpd file generated in order to set the appropriate port attributes.

This can be done as follows:

1. Open the generated MPD file.

2. Search for the port defining interrupt (for example interrupt_port), it should look similar to the below:
 

PORT interrupt_port = "", DIR = OUT

3. Update the line as follows:
 

PORT interrupt_port = "", DIR = O, SIGIS = INTERRUPT, SENSITIVITY = EDGE_RISING, INTERRUPT_PRIORITY = LOW

4. The new port now is visible as "Interrupt" in the EDK project and you connect to the interrupt controller.

This feature is being considered for a future release of System Generator.
AR# 37764
Date Created 08/30/2010
Last Updated 09/02/2014
Status Active
Type General Article
Tools
  • System Generator for DSP
  • ISE Design Suite