UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37871

XC9500XL Timing - When constraining a signal in a low power MacroCell it fails timing, but it passes when the MC is not low power. Why?

Description

When constraining a signal in a low power MacroCell it fails timing but it passes when the MC is not low power why?

Solution


This is a known issue. The problem is that the tools do not optimize correctly for a low power MacroCell.
To work around the issue, the signal should be over constrained for example, the following fails with a slack of -1.5nS:
TIMESPEC "TS_ENABLES" = FROM "en" TO "FFS" 21 ns;
However, if it is over constrained as follows, it passes with a slack of 100ps:
TIMESPEC "TS_ENABLES" = FROM "en" TO "FFS" 12.5 ns;
AR# 37871
Date Created 09/10/2010
Last Updated 05/08/2014
Status Archive
Type General Article
Devices
  • 9500XL
  • 9500XL IQ
  • 9500XL XA