We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37872

CPLD Timing - When applying PERIOD constraints and using KHz or MHz the constraint is not analyzed


Applying the following constraint is not analyzed:
NET "64K_IN" TNM_NET = "64K_IN ";
TIMESPEC "TS_64K_IN" = PERIOD "64K_IN " 0.128 MHz HIGH 50 %;


It is not valid to apply a frequency for the constraint; it must be entered as ps, ns, us etc. So, the constraint should be as follows:

NET "64K_IN" TNM_NET = "64K_IN ";
TIMESPEC "TS_64K_IN" = PERIOD "64K_IN " 7.81 us HIGH 50 %;
AR# 37872
Date 12/15/2012
Status Active
Type General Article
  • 9500
  • 9500XL
  • 9500XL IQ
  • More
  • 9500XL XA
  • 9500XV
  • CoolRunner XPLA3
  • CoolRunner-II
  • CoolRunner-II XA
  • Less
Page Bookmarked