We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 37907

Virtex-6 GTX / Spartan-6 GTP - How to lock to REFCLK


How can I lock a Virtex-6 GTX / Spartan-6 GTP to the REFCLK?


The Virtex-6 GTX and the Spartan-6 GTP can be locked to the REFCLK by setting the lower 11 bits of the attribute PMA_RX_CFG to 0.

When these are set to 0, the other bits are set to "don't care", so they can be left as they were by the Wizard.

For example:

PMA_RX_CFG  =>  (x"05ce000")

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
38550 Virtex-6 GTX and Spartan-6 GTP Transceivers - How do I enable "lock-to-reference" mode? N/A N/A
AR# 37907
Date 03/16/2015
Status Active
Type General Article
  • Spartan-6 FPGA GTP Transceiver Wizard
  • Virtex-6 FPGA GTX Transceiver Wizard