UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 3803: M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect equations.

AR# 3803

M1.4 CPLD - Fitter report & timing simulation (F1.4) gives incorrect equations.

Description

Keywords: 1.4, cpld, equations

Urgency: Standard

General Description:

Example of the error -
1. Given a design is a top-level ABEL file for F1.4. Timing simulation & fitter
report give wrong results. Functional simualtion works correctly. In the ABEL code,
the equation & signals of concern is "ACK=ACKWR # (NB_RD_ACK)(RDCEN)"
In the fitter report under the equations section, ACK has a completely different equation.
2. In the ABEL code, ACKN=!ACK (sounds simple enough). But in the fitter report, ACKN=ACKN_BUFR

Solution

This problem is fixed in the latest M1.4 CPLD Tools Update
available on the Xilinx Download Area:

http://www.support.xilinx.com/support/techsup/sw_updates/

AR# 3803
Date 03/29/2000
Status Archive
Type General Article