UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 38046: 7.1.1 CPLDFit - There is an incorrect implementation of FDC when CLR is tied High

AR# 38046

7.1.1 CPLDFit - There is an incorrect implementation of FDC when CLR is tied High

Description

There is an incorrect implementation of FDC when CLR is tied High.

Solution


When a FDC has a clear that is tied High permanently (internally) it is ignored and the output toggles.
To work around this issue, do not permanently tie the clear High.
AR# 38046
Date 05/08/2014
Status Archive
Type General Article

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked