AR# 38134

Design Advisory for Virtex-6 Configuration - PROGRAM_B pin held Low prior to power up does not delay configuration

Description

How can configuration be delayed at power up on a Virtex-6 device, and how is this different from prior families?

Solution

On prior families the PROG or the INIT pins can be held low at power-up to delay configuration. With the Virtex-6 devices the PROG pin is edge sensitive as opposed to level sensitive. So, holding this pin low at power up will not continue to delay configuration.

The way to delay configuration is to hold the INIT pin low. INIT is an open drain driver and requires a pullup on the pin to pull the pin high once it is released by the device. The device will only drive the pin low, and will then release the pin when the device is ready to start configuration. The INIT pin must then go high for the mode pins to be sampled and the configuration process to begin.

Was this Answer Record helpful?

Linked Answer Records

Master Answer Records

Answer Number	Answer Title	Version Found	Version Resolved
34565	Design Advisory Master Answer Record for Virtex-6 FPGA	N/A	N/A

Child Answer Records

Answer Number	Answer Title	Version Found	Version Resolved
38016	Virtex-6 Program pin (PROG_B) does not delay configuration when held low at power up	N/A	N/A

Associated Answer Records

Answer Number	Answer Title	Version Found	Version Resolved
43174	7 series - PROGRAM_B pin held Low prior to power-up does not delay configuration	N/A	N/A
34565	Design Advisory Master Answer Record for Virtex-6 FPGA	N/A	N/A

AR# 38134
Date	10/15/2012
Status	Active
Type	Design Advisory
Devices	Virtex-6 CXT Virtex-6 HXT Virtex-6 LX More Virtex-6 LXT Virtex-6 SXT Less

Page Bookmarked

AR# 38134

Design Advisory for Virtex-6 Configuration - PROGRAM_B pin held Low prior to power up does not delay configuration

Description

Solution

Linked Answer Records

Master Answer Records

Child Answer Records

Associated Answer Records

Applications

Products

Developer Zone

Support

About Xilinx