UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 38255: MIG v3.5 Spartan-6 - Does not properly exit out of Self-Refresh Mode

AR# 38255

MIG v3.5 Spartan-6 - Does not properly exit out of Self-Refresh Mode

Description

In simulation, "selfrefresh_mode" does not properly exit Self-Refresh Mode (selfrefresh_mode='0').

Solution


This issue only arises in simulation and is a result of an error in the mcb_soft_calibration.v/vhd RTL.

To correct the problem, make the following changes to mcb_soft_calibration.v/vhd:
 
Verilog:
 
Open mcb_soft_calibration.v and find line 614 which states:

else if (STATE == START_DYN_CAL && ~START_DYN_CAL_STATE_R1)

Replace it with: 

else if (STATE == START_DYN_CAL && ~SELFREFRESH_MCB_MODE_R3)


VHDL:
 
Open mcb_soft_calibration.vhd and find line 719 which states:

elsif ((STATE = START_DYN_CAL) and (START_DYN_CAL_STATE_R1 = '0')) then

Replace it with:

elsif ((STATE = START_DYN_CAL) and (SELFREFRESH_MCB_MODE_R3 = '0')) then


This is scheduled to be fixed starting in 13.1.
AR# 38255
Date 08/13/2014
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
IP
  • MIG