We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38348

10G Ethernet IP Design Assistant - Simulation Debug


This answer record identifies starting points when debugging simulation related issues to 10G Ethernet IP.

Note: This Answer Record is a part of the Ethernet IP Solution Center (Xilinx Answer 38279).The Ethernet IP Solution Center is available to address all questions related to Ethernet IP. Whether you are starting a new design with Ethernet IP cores or troubleshooting a problem, use the Ethernet IP Solution Center to guide you to the right information.


The Example Design generated with each core in Core Generator contains an example simulation testbench and scripts to get started. See the Simulating the Example Design section in the Ten Gigabit Ethernet MAC, XAUI and RXAUI cores. For the Ten Gigabit Ethernet PCS/PMA, see the Quick Start Example Design -> Simulating the 10GBASE_R Example Design section of the Users Guide for more details.

These Guides are available at the below links:


The Debugging Designs Chapter at the end of the XAUI and RXAUI User Guides has a Simulation Debug section with further tips on debugging Simulation setup and licensing, library compilation, and link bring up.
These Guides are available at the below links:


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
38279 Ethernet IP Solution Center N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
38343 Ethernet IP Solution Center - 10G Ethernet IP Design Assistant N/A N/A
AR# 38348
Date 12/15/2012
Status Active
Type General Article
Devices More Less
Page Bookmarked