UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 38412: 12.3 EDK - AXI_Ethernet-v1.00.a - Statistics counter operation is incorrect when using Virtex-6 hard TEMAC running at 10/100 Mbps

AR# 38412

12.3 EDK - AXI_Ethernet-v1.00.a - Statistics counter operation is incorrect when using Virtex-6 hard TEMAC running at 10/100 Mbps

Description

The statistics core reports incorrect byte count when operating at 10/100 Mbps on a Virtex-6 hard TEMAC core.

Solution

The chip enables are not taken into account in the existing core resulting in the incorrect computation of the byte count. The solution is to use the updated statistics core files which are available in this patch.

This tactical patch is required only for AXI based Ethernet systems targeting Virtex-6 devices. This issue does not affect Spartan-6 devices.

1. Download the AXI_Ethernet v1.00.a patch at:
http://www.xilinx.com/txpatches/pub/applications/misc/ar38412_axieth100a_v6_patch.zip

2. Unzip the contents of the patch to the pcores folder of the project.
<Project>\pcores

3. Clean the project after installing the patch and then re-implement it.

This fix will be integrated in v1.01.a of the axi_ethernet core in EDK 12.4, which will be available later this year.
AR# 38412
Date 05/26/2014
Status Archive
Type Known Issues
Devices
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • ISE Design Suite - 12.3
IP
  • XPS LL TEMAC
  • Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper
  • Ethernet Statistics
Page Bookmarked