You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
LogiCORE IP Image Characterization v1.1 - Why does the pCore faile to synthesize in EDK, with an error on the user_logic.vhd file?
Why does the pCore fail to synthesize in EDK,with an error on the user_logic.vhd file?
ERROR:HDLParsers:3524 - ".../hdl/xlpp/ic_v1_01_a/hdl/vhdl/user_logic.vhd" Line 749. Unexpected end of line.
This is a known problem that only affects the pCore interface and is addressed in the next release of the Image Characterization IP.
This problem has been fixed in the Image Characterization 1.1 rev1 patch. See (Xilinx Answer 38243) to obtain the patch.
Please see (Xilinx Answer 34574) for a detailed list of LogiCORE IP Image Characterization Release Notes and Known Issues.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
Associated Answer Records