UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 38529: LogiCORE IP Image Characterization v1.1 - Why does the pCore faile to synthesize in EDK, with an error on the user_logic.vhd file?

AR# 38529

LogiCORE IP Image Characterization v1.1 - Why does the pCore faile to synthesize in EDK, with an error on the user_logic.vhd file?

Description

Why does the pCore fail to synthesize in EDK,with an error on the user_logic.vhd file?

ERROR:HDLParsers:3524 - ".../hdl/xlpp/ic_v1_01_a/hdl/vhdl/user_logic.vhd" Line 749. Unexpected end of line.

Solution

This is a known problem that only affects the pCore interface and is addressed in the next release of the Image Characterization IP.

This problem has been fixed in the Image Characterization 1.1 rev1 patch. See (Xilinx Answer 38243) to obtain the patch.

Please see (Xilinx Answer 34574) for a detailed list of LogiCORE IP Image Characterization Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34574 LogiCORE IP Image Characterization - Release Notes and Known Issues N/A N/A
38243 LogiCORE IP Image Characterization v1.1 - Patch Updates for the Image Characterization N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34574 LogiCORE IP Image Characterization - Release Notes and Known Issues N/A N/A
38243 LogiCORE IP Image Characterization v1.1 - Patch Updates for the Image Characterization N/A N/A
AR# 38529
Date 12/15/2012
Status Active
Type General Article
IP
  • Image Characterization

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked