You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MIG v3.3-3.61 Virtex-6 DDR2/DDR3 - CK and CK# do not have to be placed at CC pins
The clocking structure of the MIG design for Virtex-6 FPGA has changed in MIG v3.3, as an internally generated clock separate from CK is not used.
The MIG Virtex-6 DDR2/DDR3 design uses an internally generated clock to capture the data on DQ during reads and for resynchronization.
Previous versions used the CK generated clock to perform this.
Capturing data with an internally generated clock is beneficial because it is a true free-running clock and has no pre-/post-amble glitches as the DQS does.
For this reason, CK and CK# no longer use the CLKPERF dedicated path from the MMCM, and no are longer required to be placed at a CC pins.
This is fixed in the ISE 13.1 MIG v3.7 software release.
In the meantime, you can ignore any UCF Verifier error messages that might occur.
Was this Answer Record helpful?
Linked Answer Records
Associated Answer Records
- Virtex-6 CXT
- Virtex-6 HXT
- Virtex-6 LX
- Virtex-6 LXT
- Virtex-6 SXT