You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
12.3 PlanAhead-Error - Conflicting I/O Standards are assigned to this bank. Please run DRC checker
When I run noise analysis on a Spartan-6 design, I get failures on certain bank.
No Results: Conflicting I/O standards are assigned to this bank. Please run Design Rule Checker.
Check to see if you have assigned UNTUNED output termination to the I/O.
UNTUNED valued is not currently supported as we do not have characterization data available.
To work around the issue, please change this value and then re-run Noise Analysis.
Was this Answer Record helpful?