You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
SPI-3 Link Layer v7.2 - Data mismatch between rdat and rx_data in Spartan-6 and Virtex-6
When targeting Spartan-6 or Virtex-6 FPGA using the SPI-3 Link Layer v7.2 core or earlier version, corruption is seen on the rx data path and the rx_data output is incorrect.
This issue has been fixed in v7.2rev1 of the core, available as a patch for download at (Xilinx Answer 35141).
Was this Answer Record helpful?
- Virtex-6 LX
- Virtex-6 LXT
- Virtex-6 SXT
- Spartan-6 LX
- Spartan-6 LXT
- SPI-3 Link Layer Interface, Multi-channel