You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
SPI-3 Link Layer v7.2 - Demo testbench data dropped during simulation
If I target Virtex-6 devices, the example design testbench sometimes starts to send data before the MMCM has locked. This results in the data being dropped.
This issue has been fixed in v7.2 rev1 of the core available as a patch for download, see (Xilinx Answer 35141).
Was this Answer Record helpful?
- Virtex-6 LX
- Virtex-6 SXT
- Virtex-6 LXT
- SPI-3 Link Layer Interface, Multi-channel