UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38926

MIG Virtex-6 DDR2/DDR3/QDRII+ - The VREF, VRP, and VRN pins on the bank are used as general purpose I/O

Description

In the MIG design, I saw that the VREF, VRP, and VRN pins are used as general purpose I/O even if I select DCI on other pins and the I/O Standard needs Vref. What are some reasons for this?

Solution

Following are some possible reasons:

  • Check if DCI cascading is enabled; if yes, then only master bank should reserve the VRP/VRN pins, and the VRP/VRN pins on slave bank can be used as general purpose I/O.
  • Check if Internal Vref is enabled; if yes, then Vref pins can be used as general purpose I/O.
  • Check if the pins on that bank is used as output only; if yes, then DCI and Vref are not required. Details are described in the Virtex-6 FPGA SelectIO User Guide (UG361):http://www.xilinx.com/support/documentation/user_guides/ug361.pdf

Linked Answer Records

Associated Answer Records

AR# 38926
Date Created 11/09/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • ISE Design Suite - 12.3
IP
  • MIG