UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38938

MIG Design Assistant - Spartan-6 Timing Simulation Support

Description

This section of the MIG Design Assistant focuses on Timing Simulation for the Spartan-6 FPGA designs. Please select from the below options to find information related to your specific question.

NOTE:This answer record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

MIG/MCB for Spartan-6 FPGA does not support Timing Simulation. If your design is meeting timing, properly constrained as per the MIG generated design, and all board/pin layout guidelines have been properly followed, then the MIG design should have no issues in hardware.
AR# 38938
Date Created 01/08/2013
Last Updated 01/08/2013
Status Active
Type General Article
Devices
  • Spartan-6