UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 38982

12.3 EDK, Chipscope_AXI_Monitor - ERROR:EDK:1526 - 64 bit-width connector assigned to 32 bit-width port

Description

When using the ChipScope AXI Monitor for a AXI4-Stream interface, a connector mismatch error may occur:

make: *** [implementation/system.bmm] Terminated
ERROR:EDK:1526 - INST:axi_dma_0 PORT:m_axis_mm2s_tdata
CONNECTOR:DMA2WIDGET_MM2S_TDATA -
/home/mikeru/xps_builds/axi_systems/axi_monitor/sp605/axi_monitor_test_cases/
M.81a/sp605_axi_dma_w1/edk/system.mhs line 314 - 64 bit-width connector
assigned to 32 bit-width port

How do I resolve this issue?

Solution

This issue may occur due to a bug in the EDK tools, or due to a mismatch of MPD BUS_INTERFACE.
To work around the issue, manually parameterize the ChipScope AXI Monitor core to the correct interface widths when different from default widths.

For example:

BEGIN chipscope_axi_monitor
PARAMETER C_MON_AXI_S_TID_WIDTH = 8
PARAMETER C_MON_AXI_S_TDEST_WIDTH = 32
PARAMETER C_MON_AXI_S_TDATA_WIDTH = 128
PARAMETER C_MON_AXI_S_TUSER_WIDTH = 32

This issue is planned to be fixed starting in EDK 13.1.
AR# 38982
Date Created 11/15/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.3
  • ChipScope Pro - 12.3
IP
  • ChipScope AXI Monitor