UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39077

12.3 Clocking Wizard v1.7 - Incorrect polarity of ports in GUI

Description

In the 12.3CORE GeneratorClocking Wizard v1.7,theport polarity in the GUI for some ports is incorrect.

Solution

The port directions for signals CLK_OUT1_CE[1,2,3,4,5,6,7], CLK_OUT[1,2,3,4,5,6,7]_CLR, DRDY are showing up incorrectly in theGUI. This is just a GUI issue; the HDL code generated by the wizard is correct and functions as expected.
AR# 39077
Date Created 12/09/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • ISE Design Suite - 12.3
IP
  • Clock Generator