UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39170

12.4 Timing Analysis - Virtex-6 - Large clock skew cause Hold Violations on LX760 devices

Description

When running timing analysis, I see hold violations on my LX760 design due to large clock skew.

When is this going to be fixed?

Solution

This is scheduled for the next major release of the software.
AR# 39170
Date Created 11/17/2010
Last Updated 04/04/2011
Status Active
Type Known Issues
Devices
  • Virtex-6 LXT
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4