We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39193

LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v10.5 - GTP/GTX Physical DRC failure in MAP


In ISE design tools 12.3 and later, implementation of the Ethernet 1000BASE-X PCS/PMA or SGMII example design can fail during MAP with an error similar to the following:

ERROR:PhysDesignRules Block (GTP_DUAL_X0Y0)needs GTP_DUAL_X0Y1 instantiated: When using a GTP/GTX with a REFCLK source coming from the IBUFDS element near another GTP/GTX, each GTP in between the source and destination must be instantiated, have connected power supplies and have its REFCLKPWRDNB pin asserted High - even though it isn't used in the design except to pass on the REFCLK.

For more information see:


For cases where this core has been integrated into your design, follow the instructions as described in the error message and linked Answer Records above.

When implementing the example design, as provided by the CORE Generator tool, only Virtex-5 TXT devices are affected.

In the example design UCF for TXT devices, the GTX_DUAL location can be changed from GTX_DUAL_X0Y3 to GTX_DUAL_X0Y1 to avoid this error:

INST "core_wrapper/rocketio/GTX_1000X/tile0_v5_gtxwizard_i/gtx_dual_i" LOC = "GTX_DUAL_X0Y3";

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 39193
Date 09/08/2014
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Ethernet 1000BASE-X PCS/PMA or SGMII