UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
ERROR:PhysDesignRules Block (GTP_DUAL_X0Y0)needs GTP_DUAL_X0Y1 instantiated: When using a GTP/GTX with a REFCLK source coming from the IBUFDS element near another GTP/GTX, each GTP in between the source and destination must be instantiated, have connected power supplies and have its REFCLKPWRDNB pin asserted High - even though it isn't used in the design except to pass on the REFCLK.
INST "core_wrapper/rocketio/GTX_1000X/tile0_v5_gtxwizard_i/gtx_dual_i" LOC = "GTX_DUAL_X0Y3";
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
39047 | Virtex-5 GTX RocketIO - Instantiating an unused GTX to forward reference clocks | N/A | N/A |
33473 | Virtex-5 GTP RocketIO - Instantiating an unused GTP to forward reference clocks | N/A | N/A |
AR# 39193 | |
---|---|
Date | 09/08/2014 |
Status | Active |
Type | General Article |
Devices |
|
IP |
|