We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39406

XAPP1122 - Parameterizable 8b/10b Encoder v1.1 - Design recommendations


Design recommendations for XAPP1122 - Parameterizable 8b/10b Encoder v1.1


1. The encoder inputs DIN, KIN, FORCE_CODE, and FORCE_DISP should be aligned with each other.

2. The two-encoder configuration in Figure 4 illustrates one method of doubling the 8b/10b datapath width to 16b/20b. In this diagram (and in the preceding verbiage), it advises the user to make sure the data (DIN) changes right before the active (rising) edge of the LSB encoder clock.

3. The application note recommends a register clocked on the falling edge to accomplish this. In the diagram, this suggested register is drawn for DIN only. However, since the other inputs are related to the data, they must be kept in alignment with DIN.

4. In Figure 4 , if DIN is registered, it is recommended that on the falling edge KIN and FORCE_CODE must be registered before encoding.
AR# 39406
Date 02/29/2012
Status Archive
Type Design Advisory
  • 8b/10b Encoder
Page Bookmarked