UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39530

12.3 EDK, xps_timer v1.02.a - Interrupt is not generated again after two timers output interrupt simultaneously

Description

If two timers generate interrupt at the same time, xps_timer generates the interrupt signal only once.

Even if one of the interrupt status are cleared and another status remains high, the xps_timer never generates an interrupt signal.

Solution

To work around this issue, when two timers generate interrupt at the same time, both of the interrupts (status) must be cleared in the interrupt handler.

This issue will be fixed in the AXI Timer, but is currently not planned to be fixed in xps_timer.

The AXI Timer fix is currently planned to be released starting in EDK 13.2.
AR# 39530
Date Created 12/23/2010
Last Updated 07/07/2014
Status Active
Type General Article
Tools
  • EDK - 12.3
  • EDK - 12.4
  • EDK - 13.1
IP
  • AXI Timer/Counter
  • XPS Timer Counter