UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39681

Spartan-6 FPGA - What is the input signal transition time or Tin?

Description

What is the signal transition time or Tin for a Spartan-6 FPGA input? It is not specified in DS162.

Solution

There is no Tin specification for Spartan-6 FPGA. The transition time on the input does not make a difference as long as it is a monotonic rise or fall.
The main concern is that the input remains High or Low long enough to meet all required setup times inside of the device.

As long as the design can meet timing with the input signal once it has gone past the Vih or Vil point in its transition, the signal should be detected correctly.

AR# 39681
Date Created 01/31/2012
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q