We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39684

Virtex-5 - DCM DRP - Is it possible to change the CLKDV and output CLK outputs using the DRP?


When using the DRP in the DCM what can the user change?


The DCM DRP is documented in the Virtex-5 FPGA Configuration User Guide: http://www.xilinx.com/support/documentation/user_guides/ug191.pdf
Also in the Virtex-5 FPGA User Guide: http://www.xilinx.com/support/documentation/user_guides/ug190.pdf

The user can modify the following functions using the DCM DRP:

CLKFX M and D values as well as the DLL and DFS frequency modes.

If more modifications are required, then the user may considerswitching to thePLL and using the PLL DRP.

For more information on the PLL DRP, see (Xilinx Answer 24486)
AR# 39684
Date 12/15/2012
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
Page Bookmarked