UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 39795: Serial RapidIO v5.5 - Corrupt packets reach the user interface

AR# 39795

Serial RapidIO v5.5 - Corrupt packets reach the user interface

Description

In some cases, the v5.5 Serial RapidIO core passes corrupt packets past the PHY to the buffer which then reaches the user interface. This failure results in more data than the specified packet size reaching the logical layer before the EOF signal is asserted.

Solution

Thisis due to aproblem in the physical layer within the RapidIO core.This issue is scheduled to be resolved in the v5.6 core which is to be released in the v13.1 tools.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35157 Serial RapidIO v5.5 - Release Notes and Known Issues for ISE 12.1 Design Tools N/A N/A
40519 Serial RapidIO v5.6 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
40519 Serial RapidIO v5.6 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 39795
Date 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LXT
  • Virtex-5 FXT
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
IP
  • Serial RapidIO