We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 39803: 12.4/13.4/14.7 MAP-ERROR:MapLib:973 - Tri-state buffers are not supported in this architecture
12.4/13.4/14.7 MAP-ERROR:MapLib:973 - Tri-state buffers are not supported in this architecture
I receive the following error during the MAP process:
ERROR:MapLib:973 - Tri-state buffers are not supported in this architecture.
How can I resolve it?
The root cause for the problem is that there is an internal 3-state buffer (BUFT) inferred.
However, there is no such architecture in the Xilinx device.
Usually this error is seen when Synplify Pro is used to synthesize the whole design or submodules.
When using Synplify Pro to synthesize the whole design, MAP reports this error on the bi-directional top level ports if the "disable I/O Insertion" option is checked/enabled. When I/O insertion is disabled, Synplify Pro infers BUFT on the top level ports instead of OBUFT or IOBUF, which causes the error. To resolve the problem, uncheck the "disable I/O Insertion" option.
When using Synplify Pro to synthesize the submodule which is to be used in the top module as a black box, the "disable I/O Insertion" option has to be checked. If the tri-state logic coding of the bi-directional port is in the submodule, Synplify Pro infers BUFT in the submodule netlist, which causes the MAP error. To resolve this problem, put the 3-state signal in the top module.