We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39891

ModelSim - Error: xxx.vhd(313): Visible name 'xxx' is not an entity. Use expanded name.


I use the following syntax to instantiate the submodule. It passes Synthesis in ISE software but fails in ModelSim PE 6.6 when running behavioral simulation. How can I resolve the ModelSim errors?

HDL code:

U_SINROM : entity sinROM
port map (
clk => clk10M,
en => '1',
addr => sinROMCount,
data => tempdata

ModelSim error:

** Error: xxx.vhd(313): Visible name 'sinrom' is not an entity. Use expanded name.
** Error: xxx.vhd(463): VHDL Compiler exiting
** Error: C:/tools/modeltech_6.5b/win32/vcom failed.


The ModelSim error is complaining about the component instantiation syntax "U_SINROM : entity sinROM". This is not a standard syntax but is accepted by XST. ModelSim performs a stricter syntax check and reports an error about this. To resolve this ModelSim error, use either of the following ways to instantiate the submodule.

1.U_SINROM : entity work.sinROM

AR# 39891
Date 12/15/2012
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • Less
Page Bookmarked