UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39945

ISE Constraints - Propagation of TNM and TNM_NET grouping constraints

Description

I have applied the following grouping constraint but my PADs are not included.
 

NET "Test[*]" TNM_NET="Test_GRP";


Why are the PADs not been included in this group?


Solution

The Timing Name Net (TNM_NET) constraint is essentially equivalent to Timing Name (TNM) on a net except for input pad nets.

TNM does not propagate through IBUF or BUFG components.

The Timing Name is placed on the input pad.
 
The TNM_NET constraint does propagate through IBUF and global clock buffers.
 
Xilinx recommends:
 
  • Use TNM to group instances and macros (hierarchical blocks).
  • To group input pads, use a TNM on the net, driven by a pad.
  • Use TNM_NET to group several (many) logic elements driven by a net, such as clocks, clock enables, chip enables, read/writes, and resets.

You should use the following to group PADs:
 

NET "Test[*]" TNM = Test_GRP";


For more information on TNM and TNM_NET, please see (UG625) Constraints Guide.
AR# 39945
Date Created 01/05/2011
Last Updated 01/21/2015
Status Active
Type General Article
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • Less