UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39979

Design Assistant for XST - Help instantiating primitives

Description

Please refer to this answer record for help instantiating primitives.

Note: This Answer Record is a part of the Xilinx Solution Center for XST (Xilinx Answer 38927). The Xilinx Solution Center for XST is available to address all questions related to XST. Whether you are starting a new design or troubleshooting a problem, use the Solution Center for XST to guide you to the right information.

Solution

Below is a checklist to verify when instantiating a Xilinx primitive in VHDL or Verilog:

VHDL:
  • Ensure that the port names are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that the port widths are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that the port directions are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that commas are placed after every connection in an instantiation except for the last connection.
  • A component declaration is not necessary.
  • Ensure to include the UNISIMS library.
  • Capitalization does not matter.
  • In the instantiation, remember that the instance name is before the colon. The primitive name comes after the colon.
  • If all of the attributes are not included in the instantiation, make sure the defaults listed in the Libraries Guide are intended. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
Verilog:
  • Capitalization must match the libraries guide.
  • Ensure that the port names are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that the port widths are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that the port directions are consistent between the instantiation and what the Libraries Guide indicates. See (Xilinx Answer 38931) to view the appropriate Libraries Guide.
  • Ensure that commas are placed after every connection except for the last connection.
  • In the instantiation, remember that the primitive name comes before the instance name.
  • If all of the attributes are not included in the instantiation, make sure the defaults listed in the Libraries Guide are intended. See (Xilinx Answer 38931) to view the appropriate Libraries Guide

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
38927 Xilinx Solution Center for XST N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
39648 Design Assistant for XST - Instantiating modules, primitives, black boxes and Xilinx Cores. N/A N/A
AR# 39979
Date Created 03/15/2011
Last Updated 12/15/2012
Status Active
Type General Article