UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40180

SPI-4.2 v11.1 - 7-Series timing simulations might report HOLD violations on various blocks within the design

Description

When using the SPI-4.2 v11.1 Core, 7-Series timing simulations might report HOLD violations on various blocks within the design (e.g., X_RAMB18E1, X_FF, X_RAMD64, etc.).

Solution

If failures occur, they can be avoided by not including the SDF file in the simulation.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40640 SPI-4.2 v11.1 (AXI) - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40180
Date Created 02/23/2011
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • SPI-4 Phase 2 Interface Solutions