AR# 40408

12.4 Bitgen - ERROR:PhysDesignRules:2175 - Invalid configuration ... When the DSP48E1 AREG attribute is set to 1,? the CEA2 input pin should have active or VCC connectivity

Description

According to the DSP User Guide, it is possible to set AREG = 1 and use the A1 register only. Furthermore, to save power, it is possible to set CEA2 = 0.

Map:

WARNING:PhysDesignRules:2175 - Invalid configuration (incorrect pin connections

and/or modes) on block:<DSP_Slice>:<DSP48E1_DSP48E1>. When the DSP48E1 AREG
attribute is set to 1, the CEA2 input pin should have active or VCC
connectivity.

BitGen:

ERROR:PhysDesignRules:2175 - Invalid configuration (incorrect pin connections

and/?or modes) on

block:<Ports.0.PortTop/?TxStrEng/?Chksum/?TSAdj/?MultAdd>:<DSP48E1_?DSP48E1>.

When the DSP48E1 AREG attribute is set to 1,? the CEA2 input pin should have

active or VCC connectivity.

The user guide claims this is a valid configuration. Why are the warnings/errors occurring and how can I avoid this error?

Solution

This is a known issue with the Physical DC. It has been resolved in ISE Design Suite 13.1.

To work around this issue in 12.x, disable DC checks in Bitgen. This can be done by using the -d switch.

Note: This disables DC errors that can potentially result in damages on the device. Use this workaround only when all Physical DC warnings in Map have been acknowledged and addressed.

Was this Answer Record helpful?

AR# 40408
Date	04/08/2011
Status	Archive
Type	General Article
Devices	Virtex-6 SXT Virtex-6 CXT Virtex-6 HXT More Virtex-6 LX Virtex-6 LXT Less
Tools	ISE Design Suite - 12.4

Page Bookmarked

AR# 40408

12.4 Bitgen - ERROR:PhysDesignRules:2175 - Invalid configuration ... When the DSP48E1 AREG attribute is set to 1,? the CEA2 input pin should have active or VCC connectivity

Description

Solution

Applications

Products

Developer Zone

Support

About Xilinx