You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MIG 7 Series v1.1 - Unrequested Reads are seen in simulation immediately after calibration completes
When I run a MIG v1.1 Kintex-7 or Virtex-7 DDR3 SDRAM simulation, a series of unrequested reads (~2us) are seen after calibration completes (assertion of calib_complete).
Why are these reads sent, and do they cause any issues?
The extra reads seen after calibration completes are expected behavior.
The calibration read leveling logic mistakenly issues the reads because the rdlvl_stg1_done signals are not asserted in time to stop the calibration logic from issuing additional reads.
These reads can be ignored.
They do not affect the functionality of calibration or user requested commands.
The code is to be modified in 7 Series MIG 1.2 (to be released with ISE Design Suite 13.2) to ensure that these reads do not occur.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
Associated Answer Records