1) Attempting to run a MIG v3.61 Virtex-6 AXI Enabled design in ISE 13.1 software
2) After running the design through the "Verify UCF and Update Design and UCF" tool in the MIG v3.7 GUI,
The design will fail during synthesis.
In MIG v3.7 a new parameter C_S_AXI_SUPPORTS_NARROW_BURST was added to AXI Enabled designs.
Since this parameter is not present in MIG v3.61 based designs, "Verify UCF and Update Design and UCF" does not check for or add this parameter into the updated design.
This will then cause an XST failure to occur.
Since the new parameter is not included in previous Virtex-6 MIG AXI designs, you will need to create a new design using MIG v3.7 or you can manually add and set the C#_S_AXI_SUPPORTS_NARROW_BURST parameter into your mig.prj file and rerun through "Verify UCF and Update Design and UCF".
Here is an example of what will need to be added to the mig.prj under "< AXIParameters >":
Please refer to the Virtex-6 FPGA Memory Interface Solutions User Guide (UG406) for a description of the C_S_AXI_SUPPORTS_NARROW_BURST parameter.
This issue is planned to be fixed in a future release.