We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40555

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.1 - Occasional timing errors seen when targeting 7 Series Devices


When I target a Virtex-7 or Kintex-7 device with the LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v2.1 Core, timing errors that result in the design not meeting timing occur in TRCE.


To work around this problem, re-run MAP with option '-t <n>'; where n > 1 (use a cost table other than the default of 1).

Linked Answer Records

Master Answer Records

AR# 40555
Date 05/26/2014
Status Archive
Type General Article
  • 10 Gigabit Ethernet Media Access Controller
Page Bookmarked