You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
12.1 Timing - CE pin of BUFGCE is not analyzed
When I am analyzing my design, the path to the CE pin of the BUFGCE component is not analyzed.
When will this issue be resolved?
This issue has been fixed in ISE 12.2 and newer versions.
Was this Answer Record helpful?