UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40733

Virtex-6 FPGA GTX Transceiver - Using RXELECIDLE above 5Gbps

Description

There are three noted use cases where the electrical idle circuit in the Virtex-6 GTX Transceiver can be utilized:
  • Hot Plug situations
  • Detection of a cable unplug
  • Detection of plug-in
This Answer Record discusses how to utilize the GTX transceiver in each of these conditions.

Solution

  • For Hot Plug situations:
    1. Set IGNORESIGDET=1, RX_EN_IDLE_xxx=FALSE and GATERXELECIDLE=0.
    2. Ensure OOB_THRESHOLD is set to the recommended value.
    3. Ensure that incoming TX is above 300 mVppd for a 101010 pattern at the RX package balls.
  • For cable un-plugged:
    1. RXELECIDLE will always be asserted.
      • Ensure that noise (Xtalk) does not exceed 40 mVppd on the RX input.
  • For plug-in detect:
    1. Monitor RXELECIDLE for transitions.
    2. Once a transition is detected:
      1. RXCDRRESET and GTXTEST[3] (DFERESET) should be asserted and de-asserted simultaneously.
      2. Wait for more than 50 microseconds, RXRESET is to be asserted.
      3. Monitor RXDATA for error free operation.
      4. If there are data errors and RXELECIDLE =0, then repeat Stepsa through c).
AR# 40733
Date Created 02/17/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT