When I open the netlist design and use the "Set up ChipScope Wizard" in the PlanAhead tool to add a debug core and probe a net, the operation fails. I see warnings and errors similiar to the following:
"connect_debug_port cs_ila_0_0/TRIG0[get_nets -match_style ucf {module_name\/net_name} ]
WARN: [HD-Tcl3] No nets matched ' module_name\/net_name'.
ERROR: Invalid value for 'nets'"
The issue is that for flattened designs, net names returned by netlist find operations have a backslash '\' escape character before each hierarchical separator (e.g., 'module_name\/net_name'. This syntax is currently incompatible with the get_nets command when match_style is set to 'ucf'.
There are two work-arounds for this issue:
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
40485 | 13.x ChipScope Pro - Known Issues for the ChipScope Pro 13.x Software | N/A | N/A |
AR# 40811 | |
---|---|
Date | 12/15/2012 |
Status | Active |
Type | General Article |
Tools | |
IP |