We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41071

13.1 EDK - Default ML605 Base System Builder project fails timing constraints


When I create a default (not changing any of the settings when I navigate from one screen to the next) Base System Builder (BSB) project, I get the following timing error:

ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

Opening the timing report reveals the following timing error:

Timing constraint: TS_axi4lite_0_SI1_sync_clock_conv_outbound = MAXDELAY FROM
TIMEGRP "axi4lite_0_SI1_clock_conv_otherclk_local" TO TIMEGRP
"axi4lite_0_SI1_clock_conv_ACLK_global" 20 ns;

3163 paths analyzed, 313 endpoints analyzed, 1 failing endpoint
1 timing error detected. (0 setup errors, 1 hold error)
Maximum delay is 8.881ns.


The workaround is to instantiate the EDK design into an ISE project. Using the default ISE settings will allow the design to pass without errors.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39843 13.x EDK - Master Answer Record N/A N/A
AR# 41071
Date 02/15/2013
Status Active
Type General Article
  • EDK - 13.1
Page Bookmarked