UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41281

13.1 EDK - Software register's read data keeps the same in axi4_lite IP generated by CIP Wizard

Description

The "Create and Import Peripheral Wizard" for AXI is available in 13.1. When I use the generated driver template functions, such as IP_mWriteReg() and IP_mReadReg() to access the register, the read out data always prints out the first register data.

Solution

The custom IP logic generated by CIP Wizard is fine. Theproblem is on the driver template; it assigns the same offset value for every register as below:

#define IP_SLV_REG0_OFFSET (IP_USER_SLV_SPACE_OFFSET + 0x00000000)
#define IP_SLV_REG1_OFFSET (IP_USER_SLV_SPACE_OFFSET + 0x00000000)

These values are defined in the "IP_name.h" file.

To resolve the problem, change the "0x00000000" to "0x00000004" for the second register, and "0x00000008" if there is third register, etc.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39843 13.x EDK - Master Answer Record N/A N/A
AR# 41281
Date Created 03/17/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 13.1
IP
  • AXI Lite IPIF