UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41341

ChipScope - What is the default status of the VIO signals?

Description

What is the default status of the outputs for the ChipScope analyzerVIO core?

Solution

The default status of the VIO outputs is that they are inactive so that the outputs are logic '0'. These signals will remain like this until you assert the VIO via the ChipScope analyzer.
AR# 41341
Date Created 09/15/2011
Last Updated 01/02/2013
Status Active
Type General Article
Tools
  • ChipScope Pro - 13.1
  • ChipScope Pro - 11.3
  • ChipScope Pro - 11.4
  • More
  • ChipScope Pro - 11.5
  • ChipScope Pro - 10.1
  • ChipScope Pro - 10.1 sp1
  • ChipScope Pro - 10.1 sp2
  • ChipScope Pro - 10.1 sp3
  • ChipScope Pro - 11.1
  • ChipScope Pro - 11.2
  • ChipScope Pro - 12.1
  • ChipScope Pro - 12.2
  • ChipScope Pro - 12.3
  • ChipScope Pro - 12.4
  • ChipScope Pro - 13
  • ChipScope Pro - 13.2
  • Less