UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41591

LogiCORE FIR Compiler v6.2 - How to Line Up Input Data with the Correct Channel

Description

How do I line up my input data with the correct channel?

Solution

The FIR Compiler has an internal counter that tracks the current channel.

The expected use case is that the CHAN_IN must align with this internal counter, or you will see an event_data_channel_incorrect flag asserted on the output. 

You can delay the CHAN_IN until it aligns with this internal channel counter. 

When the CHAN_IN aligns with the internal counter, the data appears on the correct output channel as marked by CHAN_OUT.

Please see (Xilinx Answer 29138) for a detailed list of LogiCORE IP FIR Compiler Release Notes and Known Issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29138 LogiCORE IP Finite Impulse Response Compiler (FIR Compiler) - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
29138 LogiCORE IP Finite Impulse Response Compiler (FIR Compiler) - Release Notes and Known Issues N/A N/A
AR# 41591
Date Created 08/22/2011
Last Updated 08/29/2014
Status Active
Type General Article
IP
  • FIR Compiler