You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
MIG v3.7-v3.8 Virtex-6 DDR2/DDR3 - Traffic Generator does not simulate other data or command patterns
The Traffic Generator does not simulate other data or command patterns even when I set the DATA_PATTERN and CMD_PATTERN parameters in sim_tb_top.v/vhd.
How can I simulate other data and command patterns?
The Traffic Generator is not simulating different data and command patterns because "modify_enable_sel" is set to 1 in example_top.v/vhd.
This overrides the DATA_MODE and CMD_PATTERN parameters set in init_mem_pattern_ctr.v/vhd with "data_mode_manual_sel" and "addr_mode_manual_sel."
When "data_mode_manual_sel" and "addr_mode_manual_sel" are set to DGEN_ADDR, the address is used as the data pattern, and SEQUENTIAL address mode by default.
To change the data and command patterns, follow these steps:
- Set DATA_PATTERN and CMD_PATTERN in sim_tb_top.v/vhd.
- Set modify_enable_sel=0 in example_top.v.
- Set DATA_MODE and CMD_PATTERN in init_mem_pattern_ctr.v/vhd.
Starting in the ISE 13.3 release, uses will only have to modify CMD_PATTERN and DATA_PATTERN in sim_tb_top to change the command and data patterns for their simulation.
Was this Answer Record helpful?
Linked Answer Records
Master Answer Records
Child Answer Records
Associated Answer Records
- Virtex-6 CXT
- Virtex-6 HXT
- Virtex-6 LX
- Virtex-6 LXT
- Virtex-6 SXT